



New York University – May 11, 2022

Generating HPC memory architectures with HLS: The two sides of the medal

Christian Pilato

Assistant Professor

christian.pilato@polimi.it

About Me

Assistant Professor (RTD-B - Ricercatore a Tempo Determinato Senior)

Website: http://pilato.faculty.polimi.it





The EVEREST Project





EVEREST Approach

Big data applications with heterogeneous data sources

Three use cases





What are the relevant requirements for data, languages and applications?

How to design data-driven policies for computation, communication, and storage?

How to create FPGA accelerators and associated binaries?

How to manage the system at runtime?

How to evaluate the results?

How to disseminate and exploit the results?



Open-source framework to support the optimization of selected workflow tasks

FPGA-based architectures to accelerate selected kernels









EVEREST Partners

IBM Reseach Lab, Zurich (Switzerland)

Project administration, prototype of the target system PI: Christoph Hagleitner



Università della Svizzera italiana (Switzerland) Data security requirements and protection techniques PI: Francesco Regazzoni



Centro Internazionale di Monitoraggio Ambientale (Italy) Weather prediction models PI: Antonio Parodi



Virtual Open Systems (France)

Virtualization techniques, runtime extensions to manage heterogeneous resources PI: Michele Paolino



Numtech (France) Application for monitoring the air quality of industrial sites PI: Fabien Brocheton

Politecnico di Milano (Italy)



TU Dresden (Germany) Domain-specific extensions, code optimizations and variants PI: Jeronimo Castrillon

IT4Innovations (Czech Republic)



Exploitation leaders, large HPC infrastructure, workflow libraries PI: Katerina Slaninova

Duferco Energia (Italy) Application for prediction of renewable energies PI: Lorenzo Pittaluga



Sygic A/S (Slovakia) Application for intelligent transportation in smart cities PI: Radim Cmar





EVEREST Use Cases



Traffic modeling for intelligent transportation

★ Improve the overall performance of traffic simulation

Accelerated computationally-intensive kernels

Machine-learning kernels



6

+

The Case of Computational Fluid Dynamics

Numerical simulations are becoming more and more popular for many applications

- Computational Fluid Dynamics (CFD) is a representative application that requires to solve partial differential equations
- Kernel is the **Inverse Helmholtz operator** (parametric with respect to polynomial degree *p*) "Helmholtz" for the friends

_										
1	var	input	: S		:	[11	11]			
2	var	input	D		:	[11	11 11]			
3	var	input	u		:	[11	11 11]			
4	var	outpu	it v	7	:	[11	11 11]			
5	var	t			:	[11	11 11]			
6	var	r			:	[11	11 11]			
7	t =	S # 5	5 #	S	#	u.	[[1 6]	[3 7]	[5	8]]
8	r =	D * t	5							
9	v =	S # 5	5 #	S	#	t.	[[0 6]	[2 7]	[4	8]]

Final result is obtained by "small" contributions on independent data

- CFD kernel is composed of three high-level tensor operators (two contractions and one Hadamard product) repeated millions of times – good for spatial parallelism
- Each operator requires $p^2 + 2 \cdot p^3$ (double) elements as input and produces p^3 (double) elements 21.74 KB + 10.40 KB per element when p = 11
- It requires additional six tensors (p³ elements) to store intermediate results additional 62.39 KB



EVEREST Target System

cloudFPGA



- Disaggregated FPGAs directly attached to the network (64 FPGA instances)
- Low latency and high bandwidth system
- Separation between **Shell** and **Role** modules
- **cFDK framework** for system generation

FPGA-Accelerated HPC Cluster

- Cluster of **PCIe-attached FPGAs** (Alveo) with HBM architecture (up to 460 GB/s per board)
- Xilinx Vitis framework for HLS and system integration
- Support for the integration of **custom HDL**

CPU Reference System

CPU-based infrastructure to execute end-to-end workflows, manage storage, and data transfers
Extended to support the offloading of tasks to FPGA servers



Exploit spatial parallelism

High memory bandwidth

Different nodes to better match applications

Data-intensive (memory-bound) applications

Seamless support for multiple nodes



Limited **FPGA resources** (esp. memories)



EVEREST System Development Kit (SDK)



Different **input flows** starting from different **input languages**

Support for multiple target boards





Collection of interoperable and open-source tools to create hardware/software systems that can adapt to the target system, the application workflow, and the data characteristics

- Compilation framework based on **MLIR** to unify the input languages
- **High-level synthesis** and hardware generation flow to automatically create optimized architectures
- Creation of hardware and software variants to match architecture features
- Solution of state-of-the-art frameworks and commercial toolchains for FPGA synthesis



(and more...)

Ltvm

MIIR



Challenges for HPC Architectures (i)

We can identify common challenges to most of the FPGA-based HPC architectures (e.g., network-attached cloudFPGA or bus-attached Alveo)

Challenge 1: Input languages and frameworks

• Application designers are usually not FPGA experts and may use high-level framework that are not supported by current HLS tools – how to talk with them?

Challenge 2: CPU-Host Communication Cost

• FPGA logic requires the data on the board, but data transfers can be much more expensive than kernel computation – execute more than one point?

Challenge 3: Read/Write Burst Transactions

• We need to determine the proper size of the transactions to get the maximum performance – how to reorganize the data transfers and get the parameters?



Challenges for HPC Architectures (ii)

Challenge 4: Full Bandwidth Utilization

- AXI interfaces may be large (e.g., 256 bits on the Alveo) how to leverage them?
- HBM architectures have many channels how to parallelize data transfers?

Challenge 5: Data Allocation

 Data must be placed in memory to maximize its utilization but also to enable efficient data transfers/computation – custom data layouts?

Challenge 6: Synthesis-Related Issues

- FPGA devices are large but still not sufficient for hosting many kernels how to trade-off optimizations and parallel instances?
- FPGA (or architectures) may be different how to separate platform-agnostic and platform-dependent parts?
- FPGA logic architectures are complex and may introduce performance degradation – how to "guide" the synthesis process?



EVEREST Programming Environment

- Compilation Environment: analyzes application and creates all "variants" based on <u>architecture abstraction</u> and <u>application/data requirements</u>
 - Exploring unified IR framework (e.g., MLIR)
 - Integration of non-functional properties with domain-specific extensions
 - Hardware acceleration and High-level synthesis (Bambu, Vivado HLS)



System and resource description (format)

Possibility of using different (ML) frameworks Interoperability with different HLS tools



Standard IR format and

exchange files

EVEREST Programming Environment

- 2. Runtime Environment: implements the *selection of "variants"* and the hardware configuration based on the *system status*
 - Dynamic adaptation and autotuning (mARGOt)
 - nodes • Two-level runtime for (1) virtualization of hardware resources regardless their distribution and the low-level details of the platforms; (2) implement functional decisions (VOSYS solutions, mARGOt, HyperLoom)

How to collect system status and expose it to the runtime?

Runtime API

MILANO 1863

Autotuning API

Hiding communication latency (e.g., prefetching)



Seamless execution when varying the system configuration (resources, nodes, data, etc.)

Hardware HPC (Memory) Architectures

What do we mean with **memory architecture**?

Every hardware module that is responsible to provide data to the accelerator kernels

Additional issues:

- BRAM resources are limited
 - Helmholtz operator requires >94 KB of local data
 - If local storage is not optimized, the number of parallel kernels can be limited
- Application-specific details can be used to optimize the data transfers
 - In Helmholtz, one of the tensors is constant over all elements how to match these details with platform characteristics?
 - Better to transfer data for a "batch" of elements and then execute them in series
 - how many? again, limited storage

Hardware Compilation Flow





From DSL to Bitstream – Focus on Memory



POLITECNICO

MILANO 1863

PLM Customization for Heterogeneous SoCs

High-Level Synthesis (HLS) to create the accelerator logic

• Definition of memory-related parameters (e.g. number of process interfaces)

Generation of **specialized PLMs**

- Technology-related optimizations
- Possibility of system-level optimizations across accelerators





PLM Customization

System-level methodology for PLM customization



Performance optimization: HLS defines how the accelerator logic accesses the data structures (e.g., number of parallel accesses)

<u>**Cost optimization:**</u> *PLM Customization* defines the best PLM microarchitecture to achieve the desired performance (e.g., number of banks, data allocation)



Reuse What is not Used

Generally, we use one **PLM unit** (possibly composed of many banks) for each **data structure** (array)

Reuse the same memory IPs for several data structures

"Two data structures are compatible if they can be allocated to the same PLM unit (memory IPs)"

<u>A common case</u>: accelerator kernels never executed at the same time

- Possible only at system-level, when integrating the components
- Optimizations of accelerator logic and memory subsystem are independent



Optimization only at the System-Level

Accelerator(s) memory subsystem is defined during SoC integrationPossibility for more optimizations



Component-based Approach

System-Level Approach



C. Pilato, L. Carloni, et al. "System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip" TCAD'17

PLM Optimization for Multiple Accelerators





Address-Space Compatibility

Let us assume to have the two following data structures that are never *alive* at the same time

- A[1024] with data duplication over 4 parallel banks
- B[4096] with data distribution over 2 parallel banks





Memory-Interface Compatibility

A classical example is the ping-pong buffer (two 2048x16 arrays – A0/A1)

- When process P writes A0 (A1), it never writes A1 (A0)
- When process C reads from A0 (A1), it never reads from A1 (A0)





Memory Compatibility Graph (MCG)

Graph to represent the possibilities for optimizing the data structures

- Each node represents a data structure to be allocated, annotated with its data footprint (after data allocation)
- Each edge represents compatibility between the two data structures
- Can be automatically extracted from the MLIR-based compiler flow
 - Variant exploration to achieve the "best solutions"



- a) Address-space compatibility: the data structures are compatible and can use the same memory IPs
- b) Memory-interface compatibility: the ports are never accessed at the same time and the data structures can stay in the same memory IP



Clique Definition

"A clique is a subset of the vertices of the memory compatibility graph such that every two vertices are connected by an edge"





How to Determine the Memory Subsystem



PLM Controller Generation

A lightweight PLM controller is created for each compatibility set (clique) based on the bank configuration

- Accelerator logic is not aware of the actual memory organization
- Array offsets need to be translated into proper memory addresses





Custom logic with negligible overhead, especially when the number of banks and their size is a power of two



Creation of Parallel Architectures





K. F. A. Friebel, S. Soldavini, G. Hempel, C. Pilato, J. Castrillon. "From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics" HPCFPGA'21

©Christian Pilato, 2024

POLITECNICO

MILANO 1863

Preliminary Evaluation

- Xilinx Zynq UltraScale+ MPSoC ZCU106 board
 - CFD simulation of 50,000 elements

Memory sharing allows us to fit more kernels



POLITECNICO

MILANO 1863



Next Step: System-Level DSL

CFDIang: DSL for representing the kernel



Moving to a system-level representation

• Simple example for a massively parallel architecture:

LOOP ~ KERNEL(S, D, u, v)

Possibility to decide the memory layout and configure DMA/prefetchers based on the target architecture/platform



Next Step: Let's Put Memory First

We are building an MLIR **compilation flow** for **automatic memory specialization**:

- MLIR Input DSL description of the system functionality
- Data Organization Determine which data resides off chip (also based on user/compiler annotations)
- **Layout** Reorganize communication to exploit local memories and perform efficient parallel computation
- Communication Configure prefetcher to hide transfer latency
- Local Partitioning Determine multi-bank PLM architecture (Mnemosyne)
- **HLS** Generate computation part (interfacing with existing HLS tools, e.g., open-source Vitis HLS frontend)
- HDL Output Automated code generation and system-level integration based on the target platform



S. Soldavini and C. Pilato. "Compiler Infrastructure for Specializing Domain-Specific Memory Templates" LATTE'21



Olympus – Automated System-Level Integration

We are developing a complete hardware architecture generation flow based on **MLIR description** of the **system functionality** Possibility to use several HLS



POLITECNICO MILANO 1863 tools/HDL generators

Olympus – System generation flow

Determines the **system-level architectures** based on:

- Algorithm parallelism
- Characteristics of the target platform(s)
- Interfaces of the modules (HLS tools)

Produces

POLITECNICO

MILANO 1863

- Synthesizable C++ code that includes:
 - Accelerators and PLM generated with HLS
 - Communication modules to match interfaces
 - Standard AXI interfaces to the system (either cloudFPGA SHELL or HBM channels)
 - May include "intelligent" policies to coordinate (or protect) data transfers
- System configuration file to create the overall architecture
 - Support for multiple computing units executing in parallel
 - Interfacing with Xilinx HLS and synthesis tools



From MLIR to System Architecture

Automatic integration of memory optimizations for **high-performance data transfers**, such as:

• **Double buffering** to hide latency of host-FPGA data transfers

MILANO 1863

- Bus optimization (and data interleaving) for maximizing bandwidth (e.g., 256-bit AXI channels) algorithms for efficient data layout on the bus
- Dataflow execution model to enable kernel pipelining automatic (pre-HLS) code transformations



Results on HBM FPGA



S. Soldavini, K. A. Friebel, M. Tibaldi, G. Hempel, J. Castrillón, C. Pilato:. "Automatic Creation of High-Bandwidth Memory Architectures from Domain-Specific Languages: The Case of Computational Fluid Dynamics" arXiv'22 ©Christian Pilato, 2024 35

data formats and configure memories and data transfers accordingly



Conclusions

Data management optimizations are becoming the key for the creation of **efficient FPGA architectures** (... more than pure kernel optimizations)

HLS is now used not only to create accelerator kernels but also to generate the **system-level architecture**

• **Portable solutions** across multiple target platforms

Novel **HBM architectures** offer high bandwidth (that's why they are called *high-bandwidth memory* architectures... ③) but their design is complex:

- Necessary to match application requirements and technology characteristics
- We propose an MLIR-based compilation flow that directly interfaces with commercial HLS tools



Work done in collaboration with Stephanie Soldavini (Politecnico di Milano), Mattia Tibaldi (Politecnico di Milano), Jeronimo Castrillon (TU Dresden), Karl F. A. Friebel (TU Dresden), and Gerald Hempel (TU Dresden)

Thank you!

Christian Pilato, <u>christian.pilato@polimi.it</u>



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 957269