



System and Applications of FPGA Cluster "ESSPER" for Research on Reconfigurable HPC

Kentaro Sano

RIKEN Center for Computational Science

Introduce Myself: Kentaro Sano

Hiring researchers:

R-CCS2105 or R-CCS2022

RIKEN Center for Computational Science

- ✓ Develop and operate Supercomputer Fugaku
- ✓ Facilitate leading edge infrastructures for research based on supercomputers
- ✓ Conduct cutting-edge research on HPC



Leader, Processor Research Team

- ✓ Exploration of future HPC architectures
- ✓ Advanced use of present HPC systems




Joint Laboratory at Tohoku University

✓ Visiting Professor

"Advanced Computing Systems Lab"









Goal and Roadmap of the Team

Establish HPC architectures suitable for Post-Moore Era




Exploration of HPC Architectures

- ✓ Novel processors based on CGRA / Data-flow architectures
- ✓ New organization of computing nodes with CPU and novel processors



Near-sensor / Near-storage Processing

✓ FPGA-based processing for X-ray imaging detector






Exploration of Novel Computing Principle and Model


✓ Neuromorphic computing and its applications to CPS



Outline

- Introduction
- Motivation and Challenges of HPC with FPGAs
- ESSPER: Proof-of-Concept FPGA Cluster System
- Summary





PoC FPGA Cluster System









500 World Ranking of Supercomputers

Ranking of HPL performance


- ✓ Linear algebra (LINPACK)
- ✓ Distributed-memory parallel computers

Supercomputer Fugaku

- ✓ #1 in TOP500
- ✓ #1 in HPCG, HPL-AI, Graph500
- √ #26 in Green500

Trend of HPC Technology

- ✓ Advancement slowing down?
- ✓ Difficulties in Moore's law?
- ✓ CPU vs. GPU/Accelerator?





Constraint: System Power Consumption

28.3 30

Fujitsu Fugaku

Average power consumption

✓ in TOP10, TOP50, TOP500

Needed to increase for higher system performance


✓ Limited improvement of performance per power

10s of MW for #1 systems

√ 30MW for 442PF (HPL)
with 7,630,848 cores in Fugaku

System power budget


= Critical constraint of system performance






System Configuration of Fugaku






48+ cores / 1 node 2.7+ TF



CPU-Memory 2 nodes 5.4+ TF Unit (CMU)



BoB Shelf

16 nodes 48 nodes 43+ TF 129+ TF

Rack

384 nodes 1+ PF

Fugaku 158,976 nodes 537 PF @ FP64

(414 racks)



Does Many-core Scale?


Present mainstream: many-core


(perf) = (# cores) x (freq) x (utilization)

Technology trends

- ✓ # of cores
 ✓ Fin FET -> GAA FET
- ✓ Frequency → End of Dennard scaling
- ✓ Utilization ?
- ✓ Performance per power ?

More cores, higher performance?







Many-Core is Difficult to Scale!

Many-core processor Inst. Core performance is already difficult to scale. Inefficient X mechanisms Extra hardware No big improvement of required to boost IPC Reg. file decoder single-core performance and performance per power. (branch pred, OoO) (memory element) X **ALU Limited throughput** Inst Entire performance doesn't scale of execution even if we could have more cores. (Limited frequency, mem-update limited parallelism) control cycle cycle Inter-core data movement is getting less efficient and becoming a bottleneck in parallel computing **Core** [\$] **Core** [\$] Core [\$] | Core [\$] with many core. **Non-scalable NoC** Core | \$ | | Core | \$ | | Core | \$ | and shared LLC, Network on chip (NoC) **Increasing latency** in writing/reading No more improvement in performance/power. Memory sub-system I/O, NW I/F shared caches



External memory

Network

Solution: Custom Data-Flow Computing

Custom data-flow processor Many-core processor Inst. Inefficient Memory access module mechanisms Extra hardware **Efficient hardware** Reg. file required to boost IPC decoder x tailored for target (branch pred, OoO) (memory element) problems **ALU** Inst Limited throughput Scalable throughput of execution (pipelining) (Limited frequency, mem-update More parallelism limited parallelism) control cycle cycle (data-flow model) out: controlle Core [\$] Core |\$ Core |\$ Core |\$ Non-scalable NoC **Efficient and direct** Core |\$| Core |\$ Core \$ Core \$ Memory access module and shared LLC, data movement between operators On-chip interconnect Network on chip (NoC) **Increasing latency** (w/o shared regs in writing/reading Memory sub-system I/O, NW I/F Memory sub-system I/O, NW I/F and LLC. Fine grain) shared caches **External memory External memory Network** Network



FPGA as Platform for Custom DFC.

The state-of-the-art FPGA

- ✓ High-performance operation
- ✓ High-bandwidth external memories
- ✓ Ultra high-bandwidth on-chip memories
- ✓ Fast inter-device communication

Intel Stratix 10 FPGA (14nm)

- > 5760 floating-point DSPs
- comparative to CPU, GPU (DDR4, HBM2)
- ➤ aggregate ~1000 TB/s
- > multiple tx / rx of 100 Gbps


Use cases in data-center, cloud, or HPC systems

- ✓ Microsoft Catapult, AWS EC2 F1, Alibaba Cloud, Tencent Cloud, Huawei Cloud
- ✓ Tsukub U Cygnus, Paderborn U Noctua



Intel Agilex FPGA

More advanced next-generation 10nm, or 7nm



Intel Stratix 10

Promising not only for computing, but also for data movement





Challenges and requirements for HPC with FPGAs



Requirements for FPGA-based HPC System


Req. 1 Interoperability w/ various HPC systems

- ✓ Able to easily extend existing systems with FPGAs
- ✓ Can we extend Supercomputer Fugaku?



Req.2 Flexibility in using FPGAs in a system

- ✓ Allow any CPUs to flexibly utilize FPGAs in a system
- ✓ Appropriate for a machine shared with multiple users
- ✓ High utilization of FPGAs



Req.3 Platform with sufficient customizability

- ✓ Able to implement various hardware (algorithms) on FPGA
- ✓ Give a high productivity
 by providing common SoC
 and its software abstraction



Req.4 Techniques for performance scalability

- ✓ Allow low-latency and highthroughput communication among FPGAs
- ✓ Allow users to easily try multi-FPGA applications








ESSPER:Proof-of-Concept **FPGA Cluster System**






Elastic and Scalable System for High-Performance Reconfigurable Computing

Experimental prototype for research on functional extension with FPGAs










Architecture of ESSPER

Goal






System Organization

FPGA Cluster


CPU-FPGA bridging network

Other servers





System Stack of ESSPER







SLIII #1

SLIII #2


System Stack of ESSPER






22

Approaches for Proof of Concept











Design of FPGA System-on-Chip







x16 EP

PCle (Host CPU's memory)

interfaces (own development)

Programming Computation


Implement your own core

✓ Computing core Connected to DDR4 memories.

read and write data by itself.

Stream core Connected to crossbar.

compute with data stream.



How to program cores

✓ <u>Software-oriented</u>	HLS	Describe algorithms in C/C++ (Intel HLS)
✓ Hardware oriented	HDL	Describe hardware structure & FSM

(Verilog-HDL, VHDL, Chisel, etc.)

✓ Others DSL Domain-specific langs for HW generation


(Stream processor generator : SPGen)

Low-level, but more flexible than OpenCL and its BSP. Mem IF and network are customizable.


HLS: High-level synthesis, Chisel: Scala-based language for RTL, SPGen: Stream processor generator



Approaches for Proof of Concept












Inter-FPGA Networks







Two Types of Networks




Direct network: 1D torus

Pros) Smaller overhead (lower/fixed latency), easy to use

Cons) Inflexibility of resource allocation, more consumption of HW resources, difficulty to catch up

(Arbitrary topology virtualized)



Indirect network: 100G Ethernet

Pros) Flexibility of resource allocation, easy adoption of cutting-edge tech


Cons) Overhead of ethernet frames (higher and variable latency), difficulty in flow-control and use, cost of expensive switches




Virtual Circuit Switching Network (VCSN)

Arbitrary topology with virtual links between FPGAs over Ethernet

✓ User logic can simply send and receive data streams through virtual links.





100G Ethernet switches

FPGA node 1

FPGA node 2

FPGA node N

Pros) Flexibility, cutting-edge technology


Cons) Overhead of ethernet frames, higher and variable latency, difficulty in flow-control and use




Implementation of Indirect Network

Indirect network : 100G Ethernet

- ✓ Implementation completed, under verification (2, 4, and 8 virtual ports per Eth MAC)
- ✓ Higher throughput than Direct network
- ✓ Developing system software to manage VCSN



b. 2D torus (bi-directional)





Preliminary Evaluation: Throughput

DCN vs.. VCSN

- ✓ **DCN** Direct Connection Network
- ✓ VCSN Virtual Circuit Switching Network

VCSN rises slowly due to higher latency.

✓ P2P latency of VCSN

851 ns


✓ P2P latency of DCN

490 ns

VCSN has higher Max throughput.

✓ Jumbo frame of Ethernet is more efficient.

Jumbo frame of Eulernet is more emicient




Anyway, it works!



Approaches for Proof of Concept









System Stack of ESSPER

CCIP

HLS Computing Core

CycleCounter


Stream

Computing Core

Avalon-MM

AFU

FIM





EMIF 1 EMIF 2 EMIF 3 EMIF 4

Avalon-ST

FC #1

DC FIFO

WidthConv

SLIII #1

512-bit 🗸 🕈

Read DMA

usr_clk 250+ MHz Write DMA

4x4 Crossbar


FC #2

DC FIFO

WidthConv

SLIII #2

Software-bridged Driver to Utilize Remote FPGAs






FPGA SoC

Remote-OPAE (for remote FPGA Access)

Software bridge for FPGAs over Infiniband

✓ OPAE: Open Programmable Acceleration Engine (PCIe FPGA driver)

- ✓ 99% of OPAE APIS are supported.
- ✓ We can use any FPGAs in a system via IB as if they were locally installed.



FPGA server (x86)



R-OPAE as Software-based Resource Disaggregation


Transparent access to remote FPGAs

Flexible utilization:

✓ Can use any available FPGA resources

Inter-operability and extensibility:

- ✓ Vendor/ISA-independent
- ✓ Operable with various architectures such as Fugaku (ARM)







Applications, and Joint Research Projects



On-going (Joint) Research Projects

Hardware

✓ Processor Team CGRA

✓ Kumamoto Univ AI Engine (ReNA)

System Software

✓ RIKEN RPC for FPGAs

✓ Tohoku Univ neoSYCL (on Fugaku)

Memory 2 LS PE PE 2,0 S,0 Memory 3 Memory 1 PE PE 2,0 S,0 Memory 3 Memory 2 PE PE 2,2 S,0 Memory 4 Memory 2 PE PE 2,2 S,0 Memory 4

Riken CGRA (coarse-grained reconfigurable array)

Applications

✓ Univ of Tokyo Bayesian network analysis

✓ Meiji Univ 3D FFT (presented later)

✓ Processor Team Fluid simulation

✓ Nagasaki Univ Convex method

✓ Hiroshima City U Breadth First Search of Graph

✓ Processor Team Hardwired MNIST

✓ JAIST Sound rendering

Al Engine, ReNA





Future Prospects for (Reconfigurable) HPC



Reconfigurable and Data-Flow Architectures are Promising (CGRA).

Backward compatibility is also required.

✓ Programming language & eco-system

System design supported by


- ✓ Archi. coupling CPU & accelerators for various types of workloads
- Compiler and system software for seamless usage



Graphcore



Cerebras



PFN MN-Core



SambaNova





Groq



Wave computing

DOI:10.1145/3282307

Innovations like domain-specific hardware, enhanced security, open instruction sets, and agile chip development will lead the way.

BY JOHN L. HENNESSY AND DAVID A. PATTERSON

A New Golden Age for Computer Architecture

WE BEGAN OUR Turing Lecture June 4, 2018¹¹ with a review of computer architecture since the 1960s. In addition to that review, here, we highlight current challenges and identify future opportunities, projecting another golden age for the field of computer architecture in the next decade, much like the 1980s when we did the research that led to our award, delivering gains in cost, energy, and security, as well as performance.

"Those who cannot remember the past are condemned to repeat it." —George Santayana, 1905

Software talks to hardware through a vocabulary called an instruction set architecture (ISA). By the early 1960s, IBM had four incompatible lines of computers, each with its own ISA, software stack, I/O system, and market niche—targeting small business, large business, scientific, and real time, respectively. IBM



engineers, including ACM A.M. Turing Award laureate Fred Brooks, Jr., thought they could create a single ISA that would efficiently unify all four of

They needed a technical solution for how computers as inexpensive as



- Software advances can inspire architecture innovation.
- Elevating the hardware/software interface creates opportunities for architecture innovation.
- The marketplace ultimately settle architecture debates.

John L. Hennessy, David A. Patterson, Communications of the ACM, Feb 2019.



Summary

Goal Explore new system architectures

for reconfigurable HPC

This project ESSPER: Elastic and Scalable System for

High-Performance Reconfigurable Computing

PoC: Interoperability and flexibility,

Platform for customizability, and scalability

Research subjects

✓ More applications with multi-FPGAs, Shell with HBM2, Resource management & Task scheduling for Fugaku

Expecting Collaborations with You!

Hiring researchers: R-CCS2105 or

R-CCS2105 0

