FPGA-specific Physical Attacks and Efficient Countermeasures

Francesco Regazzoni

Contents

1 [Introduction to Physical Attacks](#page-1-0)

[Power Analysis Attacks](#page-8-0)

[Fault Attacks](#page-26-0)

[Hardware Trojans](#page-31-0)

[Reconfigurable Hardware](#page-39-0)

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 2 (P. 2)

э $\,$ ∍

٠

(ロ) (日)

What are Physical Attacks

Physical attacks recover secrets by exploiting the implementation

Why Physical Attacks Exist?

Þ

K ロ ト K 何 ト K

 $\mathbb{B} \rightarrow \mathbb{R} \oplus \mathbb{R}$

Why Physical Attacks Exist?

Þ

メス 国家

K ロ ト K 伊 ト K

Why Physical Security is so Important Today?

Long Time Ago | Past | Present

Why Physical Security is so Important Today?

Long Time Ago | Past | Present

Mainframes | Personal Computer | Pervasive

Physical Attacks: the Weakest Point

す口下

Contents

[Introduction to Physical Attacks](#page-1-0)

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 8 (P. 8)

∍ $\,$ ∍

٠

◆ロト ◆伊

Outline

Power Analysis Attacks exploit the relation between the power consumed and the processed data.

Paul Kocher, Joshua Jaffe, and Benjamin Jun, "**Differential Power Analysis**", in Proceedings of *Advances in Cryptology-CRYPTO'99*, Santa Barbara, California, USA, August 15-19, 1999. (Cited by 9848)

Why Power Analysis Attacks Exist?

B

イロト イ押 トイヨ トイヨト

Most Common Power Analysis Attacks

■ Simple Power Analysis

■ Differential Power Analysis

€⊡

Simple Power Analysis (SPA)

- **Goals**: The adversary attempt to recovery the secret key using a small set of power traces
- **Requirements:** Knowledge about the implementation
- **Nisual Inspection**
- Template Attacks
- Collision Attacks

Visual Inspection

 \rightarrow \Rightarrow \rightarrow

4日下 → 伊 ▶ \mathcal{A} . ∍ × Þ

Differential Power Analysis (DPA)

- **Goals**: The adversary make hypotheses on smaller portion of the keys and verify it on the power traces
- **Requirements:** Knowledge about the implemented algorithm

Distinguishers

Difference of means

Correlation

Multivariate statistic

• Select the target attack point

- **•** Encrypts (decrypts) a number of known plain-texts (cipher-texts) and measures the consumed power
- Compute the hypothetical intermediate based on a key guess the known plain-text
- Verify the guess over the power traces

Example of Differential Power Attacks

Simulate whole embedded processor at SPICE

Power consumption **independent** from processed key dependent data

◆ ロ ▶ → 伊

Power consumption **independent** from processed key dependent data

◆ ロ ▶ → 伊

Power consumption **independent** from processed key dependent data

◆ ロ ▶ → 伊

Power consumption **independent** from processed key dependent data

They can be implemented in **Software** or in **Hardware**

← ロ ▶ → 何 ▶ →

- **Decreases the correlation applying a random** mask to the intermediate values
- $x_m = x \oplus m$ (\oplus mask operation, m mask, x the secret key value, or the input data value, or both of them)
- **The algorithm is executed using** x_m and m
- **At the end the mask is removed**

■ Can be mitigated by proper adding random instructions

4日)

Dedicated Logic Styles (WDDL, ..)

EM Attacks

Þ

イロト イ押 トイヨ トイヨト

Outline

Contents

[Introduction to Physical Attacks](#page-1-0)

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 25

∍ $\,$ ∍

4.

◆ロト ◆伊

- **Goals**: The adversary attempt to recovery the secret key exploiting the relation between a faulty output and the correct one
- **Requirements:** Fault in the right position
- **Laser or equivalent**
- Control of the power supply

Key Recovery

Single byte fault per column before the last MixColumn

K ロ ▶ K 何 ▶

 \sim ヨッ

Single byte fault in the earlier round

 $\rightarrow \equiv$ >

Þ

...

Inject a fault to generate a number not random

4日)

 \blacksquare Inject a fault to skip a security check

Add space redundancy

■ Add time redundancy

Contents

[Introduction to Physical Attacks](#page-1-0)

[Fault Attacks](#page-26-0)

5 [Reconfigurable Hardware](#page-39-0)

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 30 P. 30

э $\,$ ∍

4.

 $\mathbf{A} \cdot \mathbf{E} \mathbf{I} \cdot \mathbf{B} \rightarrow \mathbf{A}$

凸

A **deliberate** and **malicious** change to an IC that adds or removes functionality or reduces reliability

Effects of Trojans

Denial of Service

- **Modify Data**
- **Leak Information**

∍

4 日下

Trojan Activation

n Input Activated

■ Time Bombs

∍

4 0 8 4

Input Activated

■ Single shot

∍

∍

4 0 8 4
■ Counter Trigger

■ Random Trigger

∍

4日 ▶

Who can place a Trojan?

す日→ ×.

Detection Techniques

- **Functional Testing**
- **Formal Verification**
- Trojan Detection Circuit
- Side Channel
- Optical Inspection

Contents

[Introduction to Physical Attacks](#page-1-0)

[Fault Attacks](#page-26-0)

[Reconfigurable Hardware](#page-39-0)

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 38

 $\begin{array}{cccccccccccccc} 4 & \Box & \Box & \rightarrow & 4 \end{array}$

闹

э $\,$ ∍

4.

SASEBO SAKURA

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 39

Þ

K ロト K 御 ト K 君 ト K 君 ト

Reconfigurable Devices and Physical Attacks

Measure directly

 \blacksquare Implement directly the countermeasure

Less Freedom

■ Tools more "closed"

4日)

Specific Block

LUT size 6 bits

■ 4 6-bit LUTs into a Slice

Þ

頂き

◆ロト ◆伊

Target FPGA: Xilinx Virtex-5

- **Larger and more complex devices**
- Embed multipliers, RAM memories, full processors
- Slice:
	- \blacktriangleright 4 flip-flops
	- \blacktriangleright 4 6-input LUTs
	- ▶ 2 multiplexers (F7MUX and F8MUX)
- Slices can be configured as distributed RAMs

■ Very suitable for mapping 8-bit input Look-up-tables

Sbox of Oswald and Schramm

- S-box: inversion over $GF(2⁸)$ and affine mapping (easy to mask):
	- \blacktriangleright Transform the masked input to the composite field $GF(2^4) \times GF(2^4)$
	- \blacktriangleright invert it there efficiently
	- In transform it back to the $GF(2^8)$

Sbox of Oswald and Schramm

- S-box: inversion over $GF(2⁸)$ and affine mapping (easy to mask):
	- \blacktriangleright Transform the masked input to the composite field $GF(2^4) \times GF(2^4)$
	- \blacktriangleright invert it there efficiently
	- In transform it back to the $GF(2^8)$
- Oswald and Schramm approach for software:
	- perform the inversion in $GF(2⁴)$ combining XOR operations with \widetilde{f} our pre-computed tables: $T_{d_1},\,T_{d_2},\,T_m$ and $T'_{inv}.$
	- Transform the result back to $GF(2^8)$ with two additional tables: T'_{map} (from $GF(2^8)$ to $GF(2^4)\times \overset{\textstyle\frown}{GF}(2^4))$ and $T'_{map^{-1}}$ (from $GF(2^4)\times GF(2^4)$ to $GF(2^8))$
	- \blacktriangleright The affine transformation is integrated with the isomorphic mapping

Virtex-5 maps well 8-bit input Look-up-tables

4日)

- **Virtex-5 maps well 8-bit input Look-up-tables**
- T_{d_1} : input two elements of $GF(2^4),$ output an element of $GF(2^4)$

€⊡

- **Virtex-5 maps well 8-bit input Look-up-tables**
- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark

€⊡

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4),$ output an element of $GF(2^4)$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- $T_m\!\!$: input two elements of $GF(2^4)$, output an element of $GF(2^4)$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T^\prime_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{map}^{\prime} : input an element of $GF(2^8)$, output an element of $GF(2^4)$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{map} : input an element of $GF(2^8)$, output an element of $GF(2^4)$ \checkmark

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{map} : input an element of $GF(2^8)$, output an element of $GF(2^4)$ \checkmark
- $T'_{map^{-1}}$: input two elements of $GF(2^4)$, output an element of $GF(2^4)$

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{map} : input an element of $GF(2^8)$, output an element of $GF(2^4)$ \checkmark
- $T'_{map^{-1}}$: input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark

Virtex-5 maps well 8-bit input Look-up-tables

- T_{d_1} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T_{d_2} : input two elements of $GF(2^4)$, output an element of $GF(2^4) \not \in \mathbb{R}$
- T_m : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{inv} : input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark
- T'_{map} : input an element of $GF(2^8)$, output an element of $GF(2^4)$ \checkmark
- $T'_{map^{-1}}$: input two elements of $GF(2^4)$, output an element of $GF(2^4)$ \checkmark

All these tables have input size of 8 bits: fit **perfectly** our target FPGA

Protected Design Flow

4日 ▶

 \sim

∍

Reverse Engineering the bit Stream

4日)

Hardware Trojans On FPGA

4日 ▶ ×.

Reverse Engineering Bit Stream + Trojan

4日)

Why Physical Security is so Important Today?

Long Time Ago | Past | Present

Mainframes | Personal Computer | Pervasive

4日下

Why Physical Security is so Important Today?

Long Time Ago | Past | Present

Mainframes | Personal Computer | Pervasive

◆ ロ ▶ → 何

SHARING!!!

Remote Attacks on FPGAs

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 50 P. 50

Þ

 \mathbf{F} of $\overline{\mathbf{F}}$ is

◆ロト ◆伊

Countermeasures

Francesco Regazzoni [2 September 2022, FPL, Belfast](#page-0-0) P. 51 (P. 51)

Þ

K ロト K 御 ト K 君 ト K 君 ト

Symmetric-key cryptography

- **bit permutation**
- **n** rotation
- addition modulo 2^n (in ARX-based ciphers)
- $S = A \oplus B \oplus C_{in}C_{out} = AB + (A + B)C_{in} = AB \oplus AC_{in} \oplus BC_{in}$
- addition modulo 2, i.e. exclusive OR (XOR)
- substitution box (S-box)
- quadratic functions (for threshold implementations) $f(x, y, z, w) =$ $a_0\oplus a_1x\oplus a_2y\oplus a_3z\oplus a_4w\oplus a_{12}xy\oplus a_{13}xz\oplus a_{14}xw\oplus a_{23}yz\oplus a_{24}yw\oplus a34zw$

N. Mentens, E. Charbon, and F. Regazzoni, "Rethinking Secure FPGAs: Towards a Cryptography-friendly Configurable Cell Architecture and its Automated Design Flow", FCCM 2018 イロメ イ押メ イヨメ イヨメーヨ QQ

cFA

- Fine-grained reconfigurable architecture
- Matrix of configurable Full Adder (cFA) cells
- One cFA (6 inputs and 2 outputs) can be programmed to 8 functions
- 8 functions are in standard cell libraries: re-use ASIC synthesis tools

N. Mentens, E. Charbon, and F. Regazzoni, "Rethinking Secure FPGAs: Towards a Cryptography-friendly Configurable Cell Architecture and its Automated Design Flow", FCCM 2018 イロト イ押 トイヨ トイヨト $2Q$

N. Mentens, E. Charbon, and F. Regazzoni, "Rethinking Secure FPGAs: Towards a Cryptography-friendly Configurable Cell Architecture and its Automated Design Flow", FCCM 2018 イロト イ押 トイヨ トイヨト B 299

Acknowledgemnts

NEVEREST

Partially funded by Horizon 2020 EU Research & Innovation programme under GA No 957269 (EVEREST Project)
Thank you for your attention!

mail: f.regazzoni@uva.nl

mail: francesco.regazzoni@usi.ch

€⊡