# On the Limitations of Logic Locking the Approximate Circuits

ASIANHOST 2022

#### Motivation

- An experiment in the direction of security of Approximate Computing (AxC).
- Benefits of AxC are discussed without considering security.
- AxC's relevance in security sensitive applications unknown.

The security primitive under consideration is logic locking.

## Logic Locking

- A gate level design obfuscation technique.
- Used as a countermeasure against supply chain attacks such as counterfeiting and overbuilding.
- Additional gates are inserted into the design, controlled by a secret key stored in tamper-proof memory.



### Approximate Circuits

- AxC adds accuracy a new dimension into the design space.
- We opted for AxC arithmetic circuits for evaluation (from Prof.Han's survey).
- The AxC arithmetic circuits can be divided into error rate and error magnitude category.

#### Adversarial Approach

For a circuit C, the Boolean expression  $C_f$  implements such that  $C = C_f$ . AxC for a C will implement a circuit  $\widetilde{C}_f$  such that  $\widetilde{C}_f \approx C.$ 

If  $\tilde{C}_k$  is the locked instance of AxC for a key k<sup>\*</sup>, then for a partially correct key  $\tilde{k}$ , the circuit  $\tilde{C}_{\tilde{k}} \approx \tilde{C}_{f}$  ?

If yes, what is the behavior of  $\tilde{k}$ ?



Boolean Satisfiability: Determining if there exists a solution for a Boolean function. SAT attack is based on this algorithm.

- A popular known attack against logic locking.
- Finds the key by eliminating the distinguishable input patterns (DIP).
- In recent years, logic locking is hardened by decreasing the DIPs for an incorrect key. This has led to low output corruption problem.

### SAT-resilient locking on AxC

- Anti-SAT, SARLock, CAS Lock, SFLL are not suitable in approximate world.
- In an exhaustive simulation, for an incorrect key, the primitive circuits produced as good results as (fractionally lower) correctly deciphered circuits.
- On neural network inference, for an incorrect key, the results were identical to deciphered ones.

# Random logic locking vs AxC

- Hence, we investigated random logic locking on AxC primitives.
- For investigation, we simulated the primitive AxC circuits exhaustively with different partially correct keys.
- We generated partially correct keys of various hamming distance to the secret key.
- For each hamming distance, many partially correct keys were generated.

#### AxC primitive circuits

- For adders, we used almost correct adder (ACA), error tolerant adder II (ETA) – these are approximations in the carry chain.
- Lower part OR, and XNOR based full-adders were used in accurate RCA and CLA adders to produce approximations in LSBs.
- We shall refer them as LOARCA/LOACLA and XRCA/XCLA.
- For approximations in multiplications, we used underdesigned multiplier (UDM) – approximation in partial product generation, and broken array multiplier (BAM) – approximation in the summation tree of array multiplier (AM).

### AxC primitive circuits

- Critical path approximations produce fewer errors but significant ones. They are error rate (ER)-optimized.
- Lower bit approximations are normalized mean error distance (NMED)-optimized.
- Multipliers are complex structures to be easily categorized.

# Observation concerning locking

- NMED-optimized adder is prone to adversarial model discussed earlier.
- UDM is more susceptible to the adversarial model in our experiment than BAM.
- The incorrect keys introduce higher magnitude errors for LSB approximations.
- We deduce that adversarial model is linked closely to NMED than ER.

#### Error characteristics

#### XOR/XNOR Locking (32 key-gates):



#### AND/OR Locking (32 key-gates):



Concerning and the state of the state of

HD=0 represents the functional design.

#### Error characteristics

#### XOR/XNOR Locking (32 key-gates):

<b>NMED</b>	$HD=0$	$HD=1$	$HD=2$	$HD=3$	$HD=4$	$HD=6$
<b>AM</b>		$2.24E-2$	$4.12E-2$	6.04E-2	7.90E-2	1.05E-1
<b>UDM</b>	5.80E-2	$9.53E-2$	$1.20E-1$	$1.33E-1$	$1.26E-1$	1.56E-1
<b>BAM</b>	8.43E3	$2.93E-2$	4.94E-2	6.83E-2	8.62E-2	1.20E-1

> AND/OR Locking (32 key-gates):



HD=0 represents the functional design.

### Discussion

- We observed similar results for different lengths of key-gates and different configurations of adders/multipliers.
- When dissected to an individual incorrect key of low HD, for some keys, the circuits produced identical or better results.
- We term this as pathological behavior.
- To understand how this would translate to real-world application, we put the locked instances in neural network inference.

#### Locked instances in CNN



- The marked layers are implemented in Hardware. Rest in software.
- The network was trained for accurate adders and approximate ETA.
- We did not train the network for locked ETA to simulate the adversarial setting.

### Results on CNN

• The validation accuracy of trained network for accurate adder is 92.6%.



#### Conclusion

- AxC circuits need protection against supply chain attacks such as counterfeiting and overbuilding.
- Known logic locking techniques are not a feasible solution in the approximate world.
- Noisy key obtained from side channel analysis may lead to correct deciphering of AxC circuits.

#### Acknowledgment

This work is partially supported by the European Union Horizon 2020 Program under the EVEREST project (grant agreement no 957269).