

DESIGN ENVIRONMENT FOR EXTREME-SCALE BIG DATA ANALYTICS ON HETEROGENEOUS PLATFORMS

FPL 2023 – September 6, 2023

Automatic system-level design for reconfigurable HPC applications: The EVEREST approach

CHRISTIAN PILATO EVEREST Scientific Coordinator christian.pilato@polimi.it

http://www.everest-h2020.eu

EVEREST: Big Data Analytics on FPGA





EVEREST Use Cases

Accelerated computationally-intensive kernels

Heterogeneous data sources



÷

and create more (or more precise) models



Traffic modeling for intelligent transportation

★ Improve the overall performance of traffic simulation



EVEREST Target System



The EVEREST Project





EVEREST Approach

Big data applications with heterogeneous data sources

Three use cases







What are the relevant requirements for data, languages and applications?

How to design data-driven policies for computation, communication, and storage?

How to create FPGA accelerators and associated binaries?

How to manage the system at runtime?

How to evaluate the results?

How to disseminate and exploit the results?



Open-source framework to support the optimization of selected workflow tasks





EVEREST System Development Kit (SDK)



- Convergence of the input flows into a unified hardware generation flow thanks to MLIR
- Use of high-level synthesis and custom memory architectures to integrate data management policies
- Automatic generation of hardware/software variants based on the possible targets

- Automatic allocation of target nodes and virtual machines
- Virtualization extensions to expose hardware resources
- Autotuning framework to dynamically select the variant that best matches with the application and the underlying hardware





HuperLoom

Three Main Gaps

Input languages and frameworks

 ★ Gap between application designers and hardware/system designers
★ Application designers are usually not FPGA experts and may use highlevel framework that are not supported by current FPGA tool flows

Optimization of accelerators

- ★ Gap between compiler experts and hardware designers
- ★ Traditional compiler optimizations can create inefficient hardware solutions

System-level optimization

 ★ Gap between hardware designers and system designers
★ Accelerator design must consider also the implications for data transfers and FPGA synthesis how to talk with them?

can we create hardware-oriented and data-driven compilation flows?

how to co-optimize the kernel and the system?



The Case of Computational Fluid Dynamics

Numerical simulation application that requires to solve partial differential equations

- ★Final result obtained by "small" contributions on independent data
- ★Inverse Helmholtz operator (three tensor operators) repeated millions of times – parameters p

| 1 var input S | : [11 | 11] |
|-----------------------|-------|-----------------------|
| 2 var input D | : [11 | 11 11] |
| 3 var input u | : [11 | 11 11] |
| 4 var output v | : [11 | 11 11] |
| 5 var t | : [11 | 11 11] |
| 6 var r | : [11 | 11 11] |
| 7 t = S # S # S | # u . | . [[1 6] [3 7] [5 8]] |
| 8 r = D * t | | |
| 9 V = S # S # S | # t . | . [[0 6] [2 7] [4 8]] |
| | | |





Additional Data-Related Issues

Application-specific optimizations

★ For example, in Helmholtz, one of the tensors is constant over all elements and another is diagonal

how to specify them at the language level and exploit them during design?

Limited BRAM resources

★ The number of parallel kernels can be limited

how to optimize local storage?

System-level optimization

★ Creation of **batch of elements** to be executed in series by each kernel

how to size the batches and hide communication latency?



MLIR-based Compilation Flow





From DSL to Bitstream – Focus on Memory



Olympus Optimizations

Double buffering

★ To hide latency of host-FPGA data transfers



automatic batch sizing

Bus optimization and data interleaving

★ To maximize bandwidth (e.g., 256-bit AXI channels)

S. Soldavini, D. Sciuto, C. Pilato: Iris: Automatic Generation of Efficient Data Layouts for High Bandwidth Utilization. ASP-DAC (2023)



algorithms for efficient data layout on the bus

Dataflow execution model

 \star To enable kernel pipelining



automatic (pre-HLS) code transformations



13 FPL 2023 – C. Pilato – September 6, 2023

Olympus – System Generation Flow



- ★ Algorithm parallelism
- \star Characteristics of the target platform(s)
- ★ Interfaces of the modules (HLS tools)

- ★ Synthesizable C++ code
- ★ Host library implementation
- \star System configuration file

"Intelligent" policies to coordinate and/or protect data transfers



Results on HBM FPGA (Alveo u280)





Conclusions

Accelerators are becoming key components in modern architectures

- ★ Data management optimizations are becoming the key for the creation of efficient FPGA architectures (... more than pure kernel optimizations)
- ★ Novel HBM architectures offer high bandwidth (that's why they are called *high-bandwidth* memory architectures... ☺) but their design is complex

The increasing **design complexity** requires embracing **high-level synthesis** to increase productivity

- ★ Use of HLS to generate both accelerator kernel and the associated memory architecture
- ★ Possibility to **target different platforms**





Thanks!



